Abstract -Low cost is the trend for consumer electronics. However, the challenges of the LCD-TV processor using cost-effective two-layer ball grid array (BGA) packages suffer from serious crosstalk and return loss due to lack of a solid plane to suppress the coupling effect and control the trace impedance. Two types of two-layer BGA packages were measured and simulated using a 3D full-wave electromagnetic field solver and an EM-based 3D parasitic extractor to analyze their speed limitations and power coupling between the signals and the power net. The results indicated the signal coupling is the dominant factor for insertion loss. Thus, the design guidelines and specifications using two-layer BGA packages are proposed for development of the next generation processors.
I. INTRODUCTION
Many reports have indicated the LCD TV is the fastest growing product in TFT LCD applications. The trend of LCD TV includes the larger panel, higher resolution, and lower cost. In addition to the panel, the most important component in the LCD TV is the processor. The processor drives an external DDR SDRAM that is used for the text and graphic generations, or MPEG buffer. Therefore, the speed of the memory interface influences the LCD-TV performance. Most of LCD-TV processors were encapsulated using the higher cost four-layer ball grid array (BGA) packages to preserve the signal quality at the high-speed memory interface. However, the two-layer BGA package embedded with the plating lines may be considered for low cost requirement. In this paper, two types of two-layer packages were adopted and evaluated. A 3D full-wave electromagnetic field solver and an EMbased 3D parasitic extractor were used to analyze their Sparameters and power inductance for package design. Finally, the design guidelines and S-parameters specifications of two-layer BAG package are suggested for the future product development. Table I . Fig.  1 shows parts of the high-speed signals and power/ground net layouts including DQO-15, DQS0-4, DQMO, DVDD2 (power net), and DVSS (ground net). The major difference between the two layouts is two solder-ball rows in AT05 and four solder-ball rows in AT02. The larger trace span is found in AT05 due to less ball rows. Some traces in AT02 were designed in the form of serpentine that servers as a delay line.
III. TESTING RESULTS AND SIMULATION METHODS
Both of the packages including the processor were tested on the PCB. The testing results indicated the speed limitations for AT02 and AT05 are 378 Mbps and 332 Mbp, respectively. However, the goal of data speed for AT02 is 400 Mbps, which is the maximum data speed of DDR SDRAM. In the following sections, both of the package layouts are investigated using S-parameter simulations. Good trace layouts are preserved as reusable layouts for the future package design.
For wideband digital signals, S-parameters contain the effects of reflection or transmission of power for any network [1] . Thus, S-parameters are useful to determine the power scattering effect and power receiving performance between signal ports, such as the coupling relationship between the signals and the power net. A test load of 50 Q was used to measure the rising time (Tr, 20%-80%) of 0.214 ns for the DQ signal at the load terminal. The 3-dB bandwidth (F3dB) was calculated by 0.35/Tr 1.6 GHz. Ansoft HFSS was utilized to extract their S-parameters up to 3 GHz based on the package geometry and material given in Table I . The extended bandwidths are evaluated for higher speed, or smaller T, up to 125 ns. Both ends of gold wire and solder-ball for signals or DVDD2 were assigned to lumped ports terminated to 50 Q. DVSS was connected to the ideal ground, which is 0.381 mm below the package.
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IV. EVALUATION OF ELECTRICAL CHARACTERISTICS A. Signal Loss and Coupling effects
The drawback of two-layer BGA package is lack of a solid ground plane under the signal traces to control trace impedance and suppress the crosstalk. Larger insertion loss will be expected because of larger return loss and crosstalk. Fig. 2 shows the insertion losses for DQO-1 5 of AT02 and AT05. From the rise time Tr measurement giving the 3-dB frequency of 1.6 GHz, we can observe that for frequency lower than 1.6 GHz the insertion loss of AT02 is less than that of AT05 due to the more serious loss of DQ1 1 and DQ12 in AT05. Note that if these two traces are failed, the chip can not work correctly. It is also worth noting that for DQ 8 and DQ9 on AT02, resonance may be occurred at 2.5 GHz, which means the signal quality will be poor if their bit rates increase significantly. The largest insertion loss occurred at DQ12 in AT05 is caused by the significant coupling between DQl 1 and DQ12 as shown in Fig. 3 . Comparison of return loss and near-end coupling for both packages is given in Fig. 5 .
The neighbor coupling in DQl 1-12 dominates the performance in insertion loss, while return loss does not. Therefore, well control of signal coupling will be the major challenge for high-speed signals using the two-layer BGA package. For example, the interlacing layout of AT05 DQ2 illustrated in Fig. 4 gives the neighbor couplings less than -20dB, which is not shown in this paper due to limitation of paper space.
B. Power Inductance and Coupling
Ansoft Maxwell 3-D Quick Parameter Extractor was used to extract DVDD2 inductance. The simulated inductance values are 1. l6nH and 3.20 nH for AT05 and AT02, respectively. Thus, the power net supplied to highspeed signals in both packages cannot be assumed as ideal reference plane. The power inductance induces the power drop and simultaneous switching noise (SSN), called power noise. When the power noise occurs, the signal traces will induce the noise coupling. Fig. 6 shows the DVDD2 coupling to the DQ lines. The power coupling is not as serious as expected due to the thick BT core (0.4 mm). Although the coupling magnitudes for frequencies lower than 1.6 GHz are insignificant, the trend of power coupling is increasing when the data speed increases or the data rise time decreases. If the non-ideal power net beneath the high-speed traces is removed, the noise coupling will be reduced.
V. LAYOUT GUIDELINES AND SPECIFICATIONS
The goal to reuse the two-layer BGA package embedded with the plating lines for the future LCD-TV processor is to ensure minimum insertion loss. To achieve this goal, well control of signal coupling or crosstalk becomes the critical issue. Some Ref. [3] demonstrates another S-parameters analysis for high-speed applications using the leadframe packages. With the analysis and the guidelines given above as well as Ref. [3] , the package specifications of signal loss and coupling on DDR SDRAM interface could be defined in Table II . The smaller signal rise time is, the tighter loss budget is.
VI. CONCLUSION
Lower cost two-layer BGA package could be achieved for high-speed applications, such as the LCD-TV processors. This paper demonstrates the frequency domain analysis of two types of two-layer BGA packages for the high-speed memory interface. Well control of signal coupling is the major challenge when the two-layer BGA package embedded with the plating lines is used. The package design guidelines and specifications are presented for the future product development. The future work will be verification of the package specifications followed by the guidelines. . . . . . . . . . . . . . . . . . 
